


14" Cassiopeia (X3) for Skylake U Platform Block Diagram



Discharge Circuit

Page 57

DC & BATT. Conn.

Page 60

Reset Circuit


Page 32

Skew Holes

Page 65

<Variant Name>

5			4			3			2			1														
EC GPIO			Use As			Signal Name			EC GPIO			Use As			Signal Name			EC GPIO			Use As			Signal Name		




SKL 2+2, +V1.8VS_EDRAM / +V_EDRAM_VR / +V_EOPIO_VR
From Intel, SKL-U 2+2 reserve these pins PD to GND


RSVD NC

29A

+V CORE +V CORE 80
+VCCSTG +VCCSTG 3,7
+VCCST_CPU +VCCST_CPU 3,7,9,25,32

CPU side VR side





Power Rail Requirements — Volume Segment

The diagram illustrates the power rail requirements for the U0301N CPU, showing the connection of various power pins to the system power rails. The components and their connections are as follows:




- Capacitors:** C0701, C0702, C0703, C0704, C0705, C0706, C0707, C0708, C0709, C0710, C0711, C0712, C0713, C0714, C0715, C0716.
- Resistors:** R0701, R0702, R0703, R0710, R0711, R0713.
- Current Sources:** AM40, A18, AL23, K20, K21.
- Power Rails:** +1.2V, +VDDQ_CPU_CLK, +VCCST_CPU, +VCCSTG, +VCCSFR_OC, +VCCSFR, +VCCIO, +VCCSA, +VCCIO VR FB.


The diagram also includes a table of pin numbers and their corresponding power rail connections:

Pin	Power Rail
AL23	VDDQ_1
AU28	VDDQ_2
AL35	VDDQ_3
AL42	VDDQ_4
BB23	VDDQ_5
BB32	VDDQ_6
BB41	VDDQ_7
BB47	VDDQ_8
BB51	VDDQ_9
AM40	VDDQ
A18	VCCST
A22	VCCSTG
AL23	VCCPLL_OC
K20	VccPLL_1
K21	VccPLL_2
AM23	VCCIO VR FB
AM22	VSSIO VR FB
H21	VCCSA_VSSSENSE
H20	VCCSA_VCCSENSE
R0710	+VCCST_CPU
R0711	+VCCSFR
R0713	+VCCSTG


Load switch (LS)	LS ENABLE	Load/Rail name	I _{max} (A)
<= 65usec full load ready (Note 16)	SLP_S4#	VCC _{ST}	0.04
		VCC _{PLL} (VCC _{SFR})	0.12
<= 65usec full load ready	SLP_S3# AND SLP_S0#	VccIO	3.0
		VCC _{STG}	0.04

- | | | | |
|---------------------------------------|---------------------------|-----------------------------------|-----------------------|
| PEGATRON | | Title: 18PU(5) +VDDQ/IO/SA | |
| PEGATRON PROPRIETARY AND CONFIDENTIAL | | | |
| BG1/AW3 | | Engineer: Andy Kao | |
| Size
Custom | Project Name
X3 | | Rev
1.0 |
| Date: Monday, July 11, 2016 | | Sheet | 7 of 97 |






PEGATRON		Title : <Title>	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1/HW3		Engineer: <i>Andy Kao</i>	
Size <i>A</i>	Project Name X3		Rev <i>1.0</i>
Date: <i>Monday, July 11, 2016</i>		Sheet <i>10</i> of <i>97</i>	




PEGATRON Title : <Title>		
PEGATRON PROPRIETARY AND CONFIDENTIAL		
BG1/HW3		Engineer: <i>Andy Kao</i>
Size A	Project Name X3	Rev 1.0
Date: Monday, July 11, 2016		Sheet 11 of 97

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

PEGATRON Title : <Title>		
PEGATRON PROPRIETARY AND CONFIDENTIAL		
BG1/HW3		Engineer: <i>Andy Kao</i>
Size <i>A</i>	Project Name X3	Rev <i>1.0</i>
Date: <i>Monday, July 11, 2016</i>		Sheet <i>12</i> of <i>97</i>




PEGATRON Title : <Title>		
PEGATRON PROPRIETARY AND CONFIDENTIAL		
BG1/HW3		Engineer: <i>Andy Kao</i>
Size A	Project Name X3	Rev 1.0
Date: Monday, July 11, 2016		Sheet 13 of 97




PEGATRON Title : <Title>		
PEGATRON PROPRIETARY AND CONFIDENTIAL		
BG1/HW3		Engineer: <i>Andy Kao</i>
Size A	Project Name X3	Rev 1.0
Date: Monday, July 11, 2016		Sheet 14 of 97

DDR4(0)_Termination


+0.6VS  +0.6VS 57,83
+1.2V_DDR4  +1.2V_DDR4 4,7,16,17,19,57,83




Average placed close to +VDDQ_VTT power plane




DDR4(1)_CH0



DDR4(2)_CH1








DDR4(3)_CA/DQ Voltage




+1.2V		+1.2V	4,7,15,16,17,57,83
+V_DDR_VREFCA_CHB_DIMM		+V_DDR_VREFCA_CHB_DIMM	17
+V_DDR_VREFCA_CHA_DIMM		+V_DDR_VREFCA_CHA_DIMM	16

DDR4 Vref (Intel Schematic Review)





<Variant Name>		
PEGATRON Title : DDR3(3)_CA/DQ Voltage		
BG1/HW3 Engineer: Andy Kao		
Size B	Project Name X3	Rev 1.0
Date: Monday, July 11, 2016	Sheet 19 of 97	






2016.5.11
R1.2_10L ---RTC detect circuit





Remove SUSCLK

+3VSUS_ORG		+3VSUS_ORG	20,21,22,23,26
+VCC_RTC		+VCC_RTC	24,26,36,60
+VCCDSW		+VCCDSW	26,30
+VCCST_CPU		+VCCST_CPU	3,5,7,9,32
+3V		+3V	31,57,82,91
+3VSUS		+3VSUS	4,24,26,28,30,31,41,42,51,53,62,64,68,81,92





5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

PEGATRON Title : <Title>		
PEGATRON PROPRIETARY AND CONFIDENTIAL		
BG1/HW3		Engineer: <i>Andy Kao</i>
Size <i>A</i>	Project Name X3	Rev <i>1.0</i>
Date: <i>Monday, July 11, 2016</i>		Sheet <i>27</i> of <i>97</i>




PCH SMBus






PEGATRON		Title : <Title>	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1/HW3		Engineer: <i>Andy Kao</i>	
Size <i>A</i>	Project Name X3		Rev <i>1.0</i>
Date: <i>Monday, July 11, 2016</i>		Sheet <i>29</i> of <i>97</i>	


+3VA_EC 28.32,44
+3VS 3.4,21,22,23,24,31,32,36,37,44,45,47,50,51,53,57,62,64,91,92
+VBSUS 4.24,25,26,38,31,41,42,51,53,62,64,68,81,92
+3VA 24,31,36,41,43,53,57,64,81,88,93
+VCCDSW 25,26



For EC Power




For PU / PD




Symbol	Value	Function
U3001	U3001	U3001
U3002	U3002	U3002
U3003	U3003	U3003
U3004	U3004	U3004
U3005	U3005	U3005
U3006	U3006	U3006
U3007	U3007	U3007
U3008	U3008	U3008
U3009	U3009	U3009
U3010	U3010	U3010
U3011	U3011	U3011
U3012	U3012	U3012
U3013	U3013	U3013
U3014	U3014	U3014
U3015	U3015	U3015
U3016	U3016	U3016
U3017	U3017	U3017
U3018	U3018	U3018
U3019	U3019	U3019
U3020	U3020	U3020
U3021	U3021	U3021
U3022	U3022	U3022
U3023	U3023	U3023
U3024	U3024	U3024
U3025	U3025	U3025
U3026	U3026	U3026
U3027	U3027	U3027
U3028	U3028	U3028
U3029	U3029	U3029
U3030	U3030	U3030
U3031	U3031	U3031
U3032	U3032	U3032
U3033	U3033	U3033
U3034	U3034	U3034
U3035	U3035	U3035
U3036	U3036	U3036
U3037	U3037	U3037
U3038	U3038	U3038
U3039	U3039	U3039
U3040	U3040	U3040
U3041	U3041	U3041
U3042	U3042	U3042
U3043	U3043	U3043
U3044	U3044	U3044
U3045	U3045	U3045
U3046	U3046	U3046
U3047	U3047	U3047
U3048	U3048	U3048
U3049	U3049	U3049
U3050	U3050	U3050
U3051	U3051	U3051
U3052	U3052	U3052
U3053	U3053	U3053
U3054	U3054	U3054
U3055	U3055	U3055
U3056	U3056	U3056
U3057	U3057	U3057
U3058	U3058	U3058
U3059	U3059	U3059
U3060	U3060	U3060
U3061	U3061	U3061
U3062	U3062	U3062
U3063	U3063	U3063
U3064	U3064	U3064
U3065	U3065	U3065
U3066	U3066	U3066
U3067	U3067	U3067
U3068	U3068	U3068
U3069	U3069	U3069
U3070	U3070	U3070
U3071	U3071	U3071
U3072	U3072	U3072
U3073	U3073	U3073
U3074	U3074	U3074
U3075	U3075	U3075
U3076	U3076	U3076
U3077	U3077	U3077
U3078	U3078	U3078
U3079	U3079	U3079
U3080	U3080	U3080
U3081	U3081	U3081
U3082	U3082	U3082
U3083	U3083	U3083
U3084	U3084	U3084
U3085	U3085	U3085
U3086	U3086	U3086
U3087	U3087	U3087
U3088	U3088	U3088
U3089	U3089	U3089
U3090	U3090	U3090
U3091	U3091	U3091
U3092	U3092	U3092
U3093	U3093	U3093
U3094	U3094	U3094
U3095	U3095	U3095
U3096	U3096	U3096
U3097	U3097	U3097
U3098	U3098	U3098
U3099	U3099	U3099
U3100	U3100	U3100
U3101	U3101	U3101
U3102	U3102	U3102
U3103	U3103	U3103
U3104	U3104	U3104
U3105	U3105	U3105
U3106	U3106	U3106
U3107	U3107	U3107
U3108	U3108	U3108
U3109	U3109	U3109
U3110	U3110	U3110
U3111	U3111	U3111
U3112	U3112	U3112
U3113	U3113	U3113
U3114	U3114	U3114
U3115	U3115	U3115
U3116	U3116	U3116
U3117	U3117	U3117
U3118	U3118	U3118
U3119	U3119	U3119
U3120	U3120	U3120
U3121	U3121	U3121
U3122	U3122	U3122
U3123	U3123	U3123
U3124	U3124	U3124
U3125	U3125	U3125
U3126	U3126	U3126
U3127	U3127	U3127
U3128	U3128	U3128
U3129	U3129	U3129
U3130	U3130	U3130
U3131	U3131	U3131
U3132	U3132	U3132
U3133	U3133	U3133
U3134	U3134	U3134
U3135	U3135	U3135
U3136	U3136	U3136
U3137	U3137	U3137
U3138	U3138	U3138
U3139	U3139	U3139
U3140	U3140	U3140
U3141	U3141	U3141
U3142	U3142	U3142
U3143	U3143	U3143
U3144	U3144	U3144
U3145	U3145	U3145
U3146	U3146	U3146
U3147	U3147	U3147
U3148	U3148	U3148
U3149	U3149	U3149
U3150	U3150	U3150
U3151	U3151	U3151
U3152	U3152	U3152
U3153	U3153	U3153
U3154	U3154	U3154
U3155	U3155	U3155
U3156	U3156	U3156
U3157	U3157	U3157
U3158	U3158	U3158
U3159	U3159	U3159
U3160	U3160	U3160
U3161	U3161	U3161
U3162	U3162	U3162
U3163	U3163	U3163
U3164	U3164	U3164
U3165	U3165	U3165
U3166	U3166	U3166
U3167	U3167	U3167
U3168	U3168	U3168
U3169	U3169	U3169
U3170	U3170	U3170
U3171	U3171	U3171
U3172	U3172	U3172
U3173	U3173	U3173
U3174	U3174	U3174
U3175	U3175	U3175
U3176	U3176	U3176
U3177	U3177	U3177
U3178	U3178	U3178
U3179	U3179	U3179
U3180	U3180	U3180
U3181	U3181	U3181
U3182	U3182	U3182
U3183	U3183	U3183
U3184	U3184	U3184
U3185	U3185	U3185
U3186	U3186	U3186
U3187	U3187	U3187
U3188	U3188	U3188
U3189	U3189	U3189
U3190	U3190	U3190
U3191	U3191	U3191
U3192	U3192	U3192
U3193	U3193	U3193
U3194	U3194	U3194
U3195	U3195	U3195
U3196	U3196	U3196
U3197	U3197	U3197
U3198	U3198	U3198
U3199	U3199	U3199
U3200	U3200	U3200


Fingerprinter




Keyboard




Keyboard LED



Click Pad







+VCCST_CPU +VCCST_CPU 3,5,7,9,25

+3VA_EC +3VA_EC 28,30,44


+3VS +3VS 3,4,21,22,23,24,30,31,36,37,44,45,47,50,51,53,57,62,64,91,92






PEGATRON Title : <Title>		
PEGATRON PROPRIETARY AND CONFIDENTIAL		
BG1/HW3		Engineer: <i>Andy Kao</i>
Size A	Project Name X3	Rev 1.0
Date: Monday, July 11, 2016		Sheet 33 of 97




PEGATRON Title : <Title>		
PEGATRON PROPRIETARY AND CONFIDENTIAL		
BG1/HW3		Engineer: <i>Andy Kao</i>
Size A	Project Name X3	Rev 1.0
Date: Monday, July 11, 2016		Sheet 34 of 97




PEGATRON Title : <Title>		
PEGATRON PROPRIETARY AND CONFIDENTIAL		
BG1/HW3		Engineer: <i>Andy Kao</i>
Size A	Project Name X3	Rev 1.0
Date: Monday, July 11, 2016		Sheet 35 of 97




Speaker




D-MIC








PEGATRON Title : <Title>		
PEGATRON PROPRIETARY AND CONFIDENTIAL		
BG1/HW3		Engineer: <i>Andy Kao</i>
Size A	Project Name X3	Rev 1.0
Date: Monday, July 11, 2016		Sheet 38 of 97



PEGATRON		Title : <Title>	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1/HW3		Engineer: <i>Andy Kao</i>	
Size	Project Name		Rev
<i>A</i>	<i>X3</i>		<i>1.0</i>
Date: <i>Monday, July 11, 2016</i>		Sheet <i>39</i> of <i>97</i>	



PEGATRON		Title : <Title>	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1/HW3		Engineer: <i>Andy Kao</i>	
Size <i>A</i>	Project Name X3		Rev <i>1.0</i>
Date: <i>Monday, July 11, 2016</i>		Sheet <i>40</i> of <i>97</i>	



V5_VCC0IN is the power source for VCC0IN(UTC_B5_CC2 or UTC_A5_CC1).

Please make sure:


- 1) VCC0IN Voltage range: [4.75V, 5.5V]
- 2) VCC0IN Minimum power is 1W. If DP Alternate Mode is supported, VCC0IN power is up to 1.5W.

Reverse voltage protection is required.

It might be necessary to add a diode to protect the power supply.

Requirement of Q3:

- 1) $I_d \geq 500\text{mA}$ ($V_{gs} = -4.5\text{V}$).
- 2) $R_{on} < 120\text{ m}\Omega$ ($V_{gs} = -4.5\text{V}$).
- 3) $\text{Max } V_{ds} \geq -10\text{V}$



Change to 0650-0084000

INTP_OUT pin: interrupt output.
Connect to AP or CPU.

If AP or GPU's interrupt is low triggered, set R16 = 4.7K, leave not installed;
else if is high level triggered =4.7K, leave R16 not installed.


PWR_EN pin:
Controlled by AP or CPU
Logic 1: to power up the chip.
Logic 0: to power down the chip.

I2C_ADR_1	I2C_ADR_0	I2C Address
Logic 0	Logic 0	0x50
Logic 0	Logic 1	0x72
Logic 1	Logic 0	0x7c
Logic 1	Logic 1	0x80

1. The I2C_ADR_1 and I2C_ADR_0 pins:
 1. The I2C address is determined approximately 500ns after RESET_N turns from 0 to 1, these two pins' input should be kept at a stable value during this period.
 2. There are internal pull-down resistors on I2C_ADR_0 and I2C_ADR_1 pins.
 3. If external pull-up resistor is not populated, the I2C_ADR_0 or I2C_ADR_1 is logic 0.
 4. If external pull-up is populated, the I2C_ADR_0 or I2C_ADR_1 is logic 1.

PEGATRON Title: POWER_FLOWCHART
PEGATRON PROPRIETARY AND CONFIDENTIAL

Engineer:			Andy Kao
Size C	Project Name X3	Rev 1.0	
Date: Monday, July 11, 2016		Sheet 41	of 97



VBUS_CTRL Function:

VBUS_CTRL	5V VBUS Output	5-20V VBUS Charge Input
Logic 0	Disable	Enable
Logic 1	Enable	Disable



Note:

1. If battery charger can operate with 5V input, no more circuits are needed.
2. If battery charger needs higher voltage than 5V to operate correctly, ANX74xx should be powered by VBUS and local power.

Note:


1. If battery charger can operate with 5V input, no more circuits are needed.
2. If battery charger needs higher voltage than 5V to operate correctly, ANX74xx should be powered by VBUS and local power.



Requirement of NMOSFET Q9604:


- 1) Max Vgs $\geq 30V$
- 2) Max Vgs $\geq 30V$
- 3) Vgs(th) $\leq 4V$.

If need PD output 20V, MAX VGS $\geq 30V$ is necessary





R1.0_10L ---Unmount discharge circuit

R1.1_10L ---PD test fail




R1.1_10L ---Reserve for WHQ!




P/N: 1213-028M000(Local use)

USB Type C Connector


A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12
GND	TX1+	TX1-	Vbus	CC1	D+	D-	SBU1	Vbus	RX2-	RX2+	GND
GND	RX1+	RX1-	Vbus	SBU2	D-	D+	CC2	Vbus	TX2-	TX2+	GND



R1.1 10% —DP eye diagram fail



81.1 10L ---Colay with MI



UTC_A2 SSTxp1 CONN 1
 UTC_A3 SSTxm1 CONN 2
 UTC_B3 SSTxm2 CONN 3
 UTC_B2 SSTxp2 CONN 4

U4205
 CH1 n.c.4 10
 CH2 n.c.3 9
 GND/GND2 7
 CH3 n.c.2 8
 CH4 n.c.1 6



FUSBSF6
 07V22005032
 For working voltage 5v use
 0718-0181500
 CL = 0.5 pF

UTC B11 SSRXK1 CONN	1	14426	10	UTC B11 SSRXK1 CONN
UTC B10 SSRXK1 CONN	2	CH1 n.c.4	9	UTC B10 SSRXK1 CONN
UTC A10 SSRXK2 CONN	3	CH2 n.c.3	8	UTC A10 SSRXK2 CONN
UTC A11 SSRXK2 CONN	4	CH3 n.c.7	7	UTC A11 SSRXK2 CONN
UTC A11 SSRXK2 CONN	5	CH4 n.c.1	6	UTC A11 SSRXK2 CONN

PUSB3796
 07V220000032
 For working voltage 5v use
 0718-0131001
 CL = 0.6 SP

Variant Name:

DEBUG CARD CONN.




R1.1_10L ---BIOS request


<Variant Name>

PEGATRON		Title : DEBUG CONN.	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1/HW3		Engineer: Andy Kao	
Size B	Project Name X3		Rev 1.0
Date: Monday, July 11, 2016		Sheet 44 of 97	



eDP





+3VS	+3VS	3,4,21,22,23,24,30,31,32,36,37,44,47,50,51,53,57,62,64,91,92
+5VS	+5VS	31,36,48,50,51,57,80,91
+AC_BAT_SYS	+AC_BAT_SYS	43,80,81,82,83,88



Camera




LCD VDDEN / +LED_VCC



<Variant Name>

PEGATRON		Title : eDP CONN	
Size	Project Name	Engineer:	Andy Kao
Custom	X3		
Date: Monday, July 11, 2016		Sheet	45 of 97



T4702 1 PRE

Output pre-emphasis setting; Internal pull down at -150kΩ, 3.3V I/O.
L: no pre-emphasis
H: 1.6dB pre-emphasis
M: 2.5dB pre-emphasis


T4701 1 EQ

Receiver equalization setting; Internal pull down at -150kΩ, 3.3V I/O.
L: programmable EQ for channel loss up to 12.6dB
H: programmable EQ for channel loss up to 4.3dB
M: programmable EQ for channel loss up to 8.6dB







T4703 1 ISET

TMDS output swing adjustment; Internal pull down at -150k, 3.3V I/O.
L: default
H: increase +13%
M: reduce -13%


R1.1_10L ---Follow megatron



Enable active DDC buffer; Internal pull down at -150kΩ, 3.3V I/O.
L: default, passive DDC pass-through
H: active DDC buffer with default threshold
M: active DDC buffer without internal pull up resistor



Configuration pin, 3.3V I/O, internal pull down at -150k, 3.3V I/O.
L: HDMI ID disable
H: HDMI ID enable
(Typ:1.5V; Max:1.53V; Min:1.47V)






R1.1_10L ---Sourcer request


DC coupling enable; Internal pull down at -150kΩ, 3.3V I/O.
L: default, AC coupling input
H: DC coupling input

HDMI

+3VS	3,4,21,22,23,24,30,31,32,36,37,44,45,47,50,51,53,57,62,64,91,92
+5VS	31,36,45,50,51,57,80,91
+12VS	31,57,91



PEGATRON		Title : HDMI-4K2K	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1/HW3		Engineer: Andy Kao	
Size B	Project Name X3		Rev 1.0
Date: Monday, July 11, 2016		Sheet 48	of 97





PEGATRON Title : <Title>		
PEGATRON PROPRIETARY AND CONFIDENTIAL		
BG1/HW3		Engineer: <i>Andy Kao</i>
Size A	Project Name X3	Rev 1.0
Date: Monday, July 11, 2016		Sheet 49 of 97


Thermal Sensor

```
temp setting : 80 degree
```

$$R_{SET}(k\Omega) = 0.0012T^2 - 0.9308T + 96.147$$



FAN



<Variant Name>


PEGATRON Title : Thermal/Fan

BG1/HW3	Engineer: <i>Andy Kao</i>
---------	---------------------------

Size	Project Name	Rev
B	X3	1.0

Date: Monday, July 11, 2016 Sheet 50 of 97


SSD(SATA/PCIE x4) NGFF socket (M-key)




<Variant Name>			
PEGATRON		Title : PCIE/SATA SSD	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1/HW3		Engineer: Andy Kao	
Size	Project Name	Rev	
Custom	X3	1.0	
Date: Monday, July 11, 2016		Sheet 51 of 97	

USB 3.0


USB3.0 Choke





USB2.0 ESD





USB3.0 ESD




USB 3.0 - Type A




+3VS +3VS 3,4,21,22,23,24,30,31,32,36,37,44,45,47,50,51,57,62,64,91,92



Soft Start

2016.6.29
R1.4_10L ---For IOAC



PEGATRON

Title : USB HUB

PEGATRON PROPRIETARY AND CONFIDENTIAL


<OrgName>

Engineer: Andy Kao

Size	Project Name	Rev
A	X3	1.0

Date: Monday, July 11, 2016





Sheet 54 of 97



PEGATRON		Title : <Title>	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1/HW3		Engineer: <i>Andy Kao</i>	
Size <i>A</i>	Project Name X3		Rev <i>1.0</i>
Date: <i>Monday, July 11, 2016</i>		Sheet <i>55</i> of <i>97</i>	

POWER LED


Charger LED




<Variant Name>


PEGATRON		Title : LED_Indicator	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1/HW3		Engineer: Andy Kao	
Size B	Project Name X3		Rev 1.0
Date: Monday, July 11, 2016		Sheet 56 of 97	

Discharge Circuit






PEGATRON		Title : <Title>
PEGATRON PROPRIETARY AND CONFIDENTIAL		
BG1/HW3		Engineer: <i>Andy Kao</i>
Size <i>A</i>	Project Name X3	Rev <i>1.0</i>
Date: <i>Monday, July 11, 2016</i>		Sheet <i>58</i> of <i>97</i>






PEGATRON		Title : <Title>	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1/HW3		Engineer: <i>Andy Kao</i>	
Size <i>A</i>	Project Name X3		Rev <i>1.0</i>
Date: <i>Monday, July 11, 2016</i>		Sheet <i>59</i> of <i>97</i>	

DC Jack WtoB CONN





Battery Connector






PEGATRON Title : <Title>		
PEGATRON PROPRIETARY AND CONFIDENTIAL		
BG1/HW3		Engineer: <i>Andy Kao</i>
Size A	Project Name X3	Rev 1.0
Date: Monday, July 11, 2016		Sheet 61 of 97






Vendor Suggest Pull High Resistor Need To Close To TPM
PM_CLKRUN#, INT_SERIRQ Need To Pull 10Kohm To+3VS at Chipset Side

<Variant Name>

PEGATRON		Title : TPM CONN	
BG1/HW3		Engineer: Andy Kao	
Size Custom	Project Name X3		Rev 1.0
Date: Monday, July 11, 2016		Sheet	62 of 97



PEGATRON		Title : <Title>
PEGATRON PROPRIETARY AND CONFIDENTIAL		
BG1/HW3		Engineer: <i>Andy Kao</i>
Size <i>A</i>	Project Name X3	Rev <i>1.0</i>
Date: <i>Monday, July 11, 2016</i>		Sheet <i>63</i> of <i>97</i>





<Variant Name>		
PEGATRON Title : IO CON. PEGATRON PROPRIETARY AND CONFIDENTIAL		
BG1/HW3 Engineer: Andy Kao		
Size B	Project Name X3	Rev 1.0
Date: Monday, July 11, 2016 Sheet 64 of 97		

CPU NUT

6*2.5mm*1




6*3.1mm*1




2016.6.6 R1.2_10L ---For ME

CLIP

Thermal screw*2




14*8mm*1




2016.6.6 R1.2_10L ---For ME

13.5*8mm*1




2016.6.6 R1.2_10L ---For ME


Shielding PAD




PEGATRON		Title : NUT,Screw Hole	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1/HW3		Engineer: Andy Kao	
Size B	Project Name X3		Rev 1.0
Date: Monday, July 11, 2016		Sheet 65 of 97	



PEGATRON		Title : <Title>	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1/HW3		Engineer: <i>Andy Kao</i>	
Size <i>A</i>	Project Name X3		Rev <i>1.0</i>
Date: <i>Monday, July 11, 2016</i>		Sheet <i>66</i> of <i>97</i>	




PEGATRON Title : <Title>		
PEGATRON PROPRIETARY AND CONFIDENTIAL		
BG1/HW3		Engineer: <i>Andy Kao</i>
Size A	Project Name X3	Rev 1.0
Date: Monday, July 11, 2016		Sheet 67 of 97





For Intel power sequence requestment
ALL_SYS_PWRGD to Delay_ALL_SYS_PGD >2ms


Delay By EC(2ms+ EC processing time (3ms~33ms))




For shut down Sequence Tplt17 < 1us
Due to PDG1.2 Figure 43-5. SYS_PWROK
drop after PM_SUSB# before CPU_VRON
to add this solution









PEGATRON		Title : <Title>	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1/HW3		Engineer: <i>Andy Kao</i>	
Size <i>A</i>	Project Name X3		Rev <i>1.0</i>
Date: <i>Monday, July 11, 2016</i>		Sheet <i>70</i> of <i>97</i>	



PEGATRON Title : <Title>		
PEGATRON PROPRIETARY AND CONFIDENTIAL		
BG1/HW3		Engineer: <i>Andy Kao</i>
Size A	Project Name X3	Rev 1.0
Date: Monday, July 11, 2016		Sheet 71 of 97



PEGATRON Title : <Title>		
PEGATRON PROPRIETARY AND CONFIDENTIAL		
BG1/HW3		Engineer: <i>Andy Kao</i>
Size A	Project Name X3	Rev 1.0
Date: Monday, July 11, 2016		Sheet 72 of 97



PEGATRON

Title : <Title>

PEGATRON PROPRIETARY AND CONFIDENTIAL


BG1/HW3

Engineer: Andy Kao


Size	Project Name	Rev
A	X3	1.0

Date: Monday, July 11, 2016


Sheet 73 of 97




PEGATRON		Title : <Title>
PEGATRON PROPRIETARY AND CONFIDENTIAL		
BG1/HW3		Engineer: <i>Andy Kao</i>
Size <i>A</i>	Project Name X3	Rev <i>1.0</i>
Date: <i>Monday, July 11, 2016</i>		Sheet <i>74</i> of <i>97</i>



PEGATRON		Title : <Title>	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1/HW3		Engineer: <i>Andy Kao</i>	
Size <i>A</i>	Project Name X3		Rev <i>1.0</i>
Date: <i>Monday, July 11, 2016</i>		Sheet <i>75</i> of <i>97</i>	




PEGATRON		Title : <Title>
PEGATRON PROPRIETARY AND CONFIDENTIAL		
BG1/HW3		Engineer: <i>Andy Kao</i>
Size <i>A</i>	Project Name X3	Rev <i>1.0</i>
Date: <i>Monday, July 11, 2016</i>		Sheet <i>76</i> of <i>97</i>




PEGATRON Title : <Title>		
PEGATRON PROPRIETARY AND CONFIDENTIAL		
BG1/HW3		Engineer: <i>Andy Kao</i>
Size A	Project Name X3	Rev 1.0
Date: Monday, July 11, 2016		Sheet 77 of 97

5					4					3					2					1																																																																																																																																															
D																																																																																																																																																																			
C																																																																																																																																																																			
B																																																																																																																																																																			
A																																																																																																																																																																			
										<table><tr><td colspan="2">PEGATRON</td><td colspan="15">Title : <Title></td></tr><tr><td colspan="25">PEGATRON PROPRIETARY AND CONFIDENTIAL</td></tr><tr><td colspan="10">BG1/HW3</td><td colspan="15">Engineer: <i>Andy Kao</i></td></tr><tr><td colspan="2">Size</td><td colspan="20">Project Name</td><td colspan="2">Rev</td></tr><tr><td colspan="2">A</td><td colspan="19">X3</td><td colspan="2" rowspan="3">1.0</td></tr><tr><td colspan="10">Date: Monday, July 11, 2016</td><td colspan="15">Sheet 78 of 97</td></tr></table>															PEGATRON		Title : <Title>															PEGATRON PROPRIETARY AND CONFIDENTIAL																									BG1/HW3										Engineer: <i>Andy Kao</i>															Size		Project Name																				Rev		A		X3																			1.0		Date: Monday, July 11, 2016										Sheet 78 of 97														
PEGATRON		Title : <Title>																																																																																																																																																																	
PEGATRON PROPRIETARY AND CONFIDENTIAL																																																																																																																																																																			
BG1/HW3										Engineer: <i>Andy Kao</i>																																																																																																																																																									
Size		Project Name																				Rev																																																																																																																																													
A		X3																			1.0																																																																																																																																														
Date: Monday, July 11, 2016										Sheet 78 of 97																																																																																																																																																									
5					4					3					2					1																																																																																																																																															



PEGATRON		Title : <Title>	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1/HW3		Engineer: <i>Andy Kao</i>	
Size <i>A</i>	Project Name X3		Rev <i>1.0</i>
Date: <i>Monday, July 11, 2016</i>		Sheet <i>79</i> of <i>97</i>	

VCORE & VCCGT & VCCSA POWER SUPPLY




Vcore
 VID1 : 0.9V
 Vboot : 0V
 Iccmax = 29A
 PL2 TDC=21A
 LL=2.4mV/A
 OCP=43.5A


VCCGT
 VID1 : 0.9V
 Vboot : 0V
 Iccmax = 31A
 PL2 TDC=18A
 LL=1.6mV/A
 OCP=45.5A

VCCSA
 VID1 : 0.9V
 Vboot : 1.05V
 Iccmax = 4.5A
 PL2 TDC = 4A
 LL=10.3mV/A
 OCP=6.75A


5VO & 3VO POWER SUPPLY




1.0VSUS POWER SUPPLY



2.5V POWER SUPPLY




DDR & VTT POWER SUPPLY



VID	Reference Voltage (V)
High	0.675
Low	0.75

SKU	Load current (A)	Low-side MOSFET (pcs)	Output 22uF/6.3V MLCC (pcs)
UMA	0 ~ 5	1	4
DSC	0 ~ 8	2	5

1.8VSUS POWER SUPPLY




+1.8VO
MAX current :0.1169A
PWR Cap. :20uF
Total Cap. :20uF

<Variant Name>

PEGATRON		Title : POWER_+1.8VSUS	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
		Engineer: Adams Lin	
Size Custom	Project Name X3		Rev 1.1
Date: Monday, July 11, 2016		Sheet 84 of 94	

1.5VS POWER SUPPLY



<Variant Name>

PEGATRON Title : POWER_+1.5VS



Engineer: Adams Lin

Size Custom	Project Name X3	Rev 1.0
----------------	---------------------------	------------

Date: Monday, July 11, 2016

Sheet 85 of 94

BATTERY CHARGER




PROCHOT SET

+5V0, +−5%


45W adaptor (110%): $I_{out}=20 \times 0.01 \times 2.61=0.522V$
 $R_{8823}=11.8K$; $Typ=0.528V$, $Max=0.564V$, $Min=0.492V$

45W adaptor 要上件

2 Input switch Circuit




BATTERY IN DETECT




<Variant Name>

PEGATRON		Title : POWER_DETECT	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
		Engineer: Adams Lin	
Size Custom	Project Name X3		Rev 1.1
Date:	Monday, July 11, 2016	Sheet	90 of 94



SUSB#_PWR POWER



SUSB#_PWR POWER Control



POWER GOOD DETECTOR





<Variant Name>


PEGATRON		Title : POWER_PROTECT	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
Engineer:		Adams Lin	
Size Custom	Project Name X3	Rev 1.1	
Date:	Monday, July 11, 2016	Sheet	92 of 94

+USB_PD_IN	→	+USB_PD_IN	42,89
+A/D_DOCK_IN	→	+A/D_DOCK_IN	60,89
+AC_USBDPD_WCT_IN	→	+AC_USBDPD_WCT_IN	88,89
+AC_BAT_SYS	→	+AC_BAT_SYS	43,45,80,81,82,83,88
+BAT_CON	→	+BAT_CON	60,88
+RTC_POWER	→	+RTC_POWER	81
+5VA	→	+5VA	31,56,81
+3VA	→	+3VA	24,30,31,36,41,43,53,57,64,81,88
+5VO	→	+5VO	26,81,82,83,88,91
+3VO	→	+3VO	81,82,84,85,91
+2.5VO	→	+2.5VO	82
+1.8VO	→	+1.8VO	84
+1.2VO	→	+1.2VO	83
+1.0VO	→	+1.0VO	82,91
+0.6VO	→	+0.6VO	83
+12VSUS	→	+12VSUS	28,81,91
+5VSUS	→	+5VSUS	41,42,52,56,64,81
+3VSUS	→	+3VSUS	4,24,25,26,28,30,31,41,42,51,53,62,64,68,81,92
+1.8VSUS	→	+1.8VSUS	9,21,22,26,84
+1.0VSUS	→	+1.0VSUS	26,82
+12V	→	+12V	57,91
+2P5VPP	→	+2P5VPP	16,17,57,82
+1.2V	→	+1.2V	4,7,15,16,17,19,57,83
+1.0V	→	+1.0V	7,57,91
+12VS	→	+12VS	31,48,57,91
+5VS	→	+5VS	31,36,45,48,50,51,57,80,91
+3VS	→	+3VS	3,4,21,22,23,24,30,31,32,36,37,44,45,47,50,51,53,57,62,64,91,92
+0.6VS	→	+0.6VS	15,57,83
+VCORE	→	+VCORE	5,80
+VCCGT	→	+VCCGT	6,80
+VCCSA	→	+VCCSA	7,80
+VCCIO	→	+VCCIO	3,7,9,57,91
+VCCPRIM_CORE	→	+VCCPRIM_CORE	26,82


FOR POWER TEST














2016.6.6 R1.2_10L ---For ME






2016.6.6 R1.2_10L ---For ME

AUDIO JACK











PLACE ESD Diodes near USB Connector



Cardreader



RTS5170-GR Share Pin Assignment

SP1	SD_WIP
SP3	SD_D1
SP4	SD_D0
SP6	SD_C/D#
SP8	SD_CLK
SP10	SD_CMD
SP12	SD_D3
SP13	SD_D2